Hochberger, Christian; Koch, Andreas; Weinhardt, Markus (Ed.)

Fifth International Workshop on FPGAs for Software Programmers (FSP 2018)

August 31, 2018, Dublin, Ireland co-located with International Conference on Field Programmable Logic and Applications (FPL)

2018, 80 pages, Slimlinebox, CD-Rom
ISBN 978-3-8007-4723-8
Personal VDE Members are entitled to a 10% discount on this title

Content Foreword

Like the first four editions, the Fifth International Workshop on FPGAs for Software Programmers (FSP) is co-located with the International Conference on Field-Programmable Logic and Applications (FPL). Therefore, it has moved to Dublin for 2018. As in previous years, FSP continues the publication of its results in IEEE Xplore-indexed proceedings for better visibility. This led to an increased number of 18 submissions (from ten countries). This year’s proceedings were enabled by the kind sponsorship of Xelera Technologies GmbH.
As before, the key focus of FSP 2018 remains on looking at key aspects of using FPGA-based reconfigurable computing from a software developer's perspective. Contributions include not only the presentation of solutions, but also studies on the precise nature of the difficulties to guide further research. Furthermore, FSP is keen to maintain its workshop nature: It remains a venue for presenting not just mature research, but also exposing promising work-in-progress or prototype reports to a wider community for inspiring scientific discourse.
In this spirit, based on recommendations by the Program Committee, the FSP Chairs selected six submissions (33 %) to be presented as full papers, and three (17 %) as posters. These cover a wide range of topics, ranging from analysis and transformation tools to applications and frameworks for High-Level Synthesis. The Chairs would like to thank the Program Committee for their timely reviews, enabling us to base our decisions on at least three reviews per submission.
Presented at the workshop itself were two keynotes from industry, as well as three regular paper sessions and a poster session.
Christian Hochberger, Andreas Koch, Markus Weinhardt (Editors)

1
2
3
4

ZUCL: A ZYNQ UltraScale+ Framework for OpenCL HLS Applications

Authors:
Pham, Khoa Dang; Vaishnav, Anuj; Vesper, Malte; Koch, Dirk
5

Unfolding and Folding: a New Approach for Code Restructuring targeting HLS for FPGAs

Authors:
Ferreira, Afonso Canas; Cardoso, Joao M. P
6

HatScheT: A Contribution to Agile HLS

Authors:
Sittel, Patrick; Oppermann, Julian; Kumm, Martin; Koch, Andreas; Zipf, Peter
7

LeFlow: Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks

Authors:
Noronha, Daniel H.; Salehpour, Bahar; Wilton, Steven J. E.
8
9

A Journey into DSL Design using Generative Programming: FPGA Mapping of Image Border Handling through Refinement

Authors:
Oezkan, M. Akif; Perard-Gayot, Arsene; Membarth, Richard; Slusallek, Philipp; Teich, Juergen; Hannig, Frank