

# Inhaltsverzeichnis

## Talk Session: Better Software and Systems

- 1 Benchmarking SMT Solvers on Automotive Code ..... 7**  
Lukas Mentel<sup>1</sup>, Karsten Scheibler<sup>1</sup>, Felix Winterer<sup>2</sup>, Bernd Becker<sup>2</sup>, Tino Teige<sup>1</sup>  
(<sup>1</sup>BTC Embedded Systems AG, Oldenburg, <sup>2</sup>University of Freiburg)
- 2 VP-based DIFT for Embedded Binaries: A RISC-V Case Study ..... 17**  
Pascal Pieper<sup>1</sup>, Vladimir Herdt<sup>1,2</sup>, Daniel Große<sup>1,3</sup>, Rolf Drechsler<sup>1,2</sup>  
(<sup>1</sup>DFKI Bremen, <sup>2</sup>University of Bremen, <sup>3</sup>Johannes Kepler University Linz)
- 3 Ontology Design for Microelectronics with Roadmapping (Work-in-progress) ..... 19**  
Frank Wawrzik, Christoph Grimm (TU Kaiserslautern)

## Talk Session: Getting Performance Analysis right

- 4 A Matter of Overhead – Response-Time Analysis of Hard Real-Time Systems in Theory and Practice ..... 24**  
Max Brand<sup>1</sup>, Albrecht Mayer<sup>1</sup>, Frank Slomka<sup>2</sup>  
(<sup>1</sup>Infineon Technologies AG, Neubiberg, <sup>2</sup>Ulm University)
- 5 Exploration of DDR5 with the Open Source Simulator DRAMSys ..... 31**  
Lukas Steiner<sup>1</sup>, Matthias Jung<sup>2</sup>, Norbert Wehn<sup>1</sup> (<sup>1</sup>TU Kaiserslautern, <sup>2</sup>Fraunhofer IESE, Kaiserslautern)
- 6 Comprehensive modeling and evaluation of Network-on-Chip performability ..... 42**  
Jie Hou, Martin Radetzki (University of Stuttgart)
- 7 Decision Tree-based Throughput Estimation to Accelerate Design Space Exploration for Multi-Core Applications ..... 54**  
Martin Letras, Joachim Falk, Jürgen Teich (Friedrich-Alexander University Erlangen-Nuremberg)

## Talk Session: Methodology and Solvers – Deep Dive

- 8 ICP and IC3 with Stronger Generalization ..... 65**  
Felix Winterer<sup>1</sup>, Tobias Seufert<sup>1</sup>, Karsten Scheibler<sup>2</sup>, Tino Teige<sup>2</sup>, Christoph Scholl<sup>1</sup>, Bernd Becker<sup>1</sup>,  
(<sup>1</sup>University of Freiburg, <sup>2</sup>BTC Embedded Systems AG, Oldenburg)
- 9 Extended Abstract: Viability of Decision Trees for Learning Models of Systems ..... 77**  
Swantje Plambeck, Lutz Schammer, Görschwin Fey (Hamburg University of Technology)
- 10 Stärkung deterministischer Strategien für POMDPs ..... 81**  
Leonore Winterer<sup>1</sup>, Ralf Wimmer<sup>1,2</sup>, Nils Jansen<sup>3</sup>, Bernd Becker<sup>1</sup> (<sup>1</sup>Albert-Ludwigs-University Freiburg, <sup>2</sup>Concept Engineering GmbH, Freiburg im Breisgau <sup>3</sup>Radboud University Nijmegen)

## SW Demos on Open Source Simulation on Modeling Tools

- 11 Der Open-Source-DRAM-Simulator DRAMSys4.0 ..... 85**  
 Lukas Steiner<sup>1</sup>, Matthias Jung<sup>2</sup>, Norbert Wehn<sup>1</sup> (<sup>1</sup>TU Kaiserslautern, <sup>2</sup>Fraunhofer IESE, Kaiserslautern)
- 12 QEMU zur Simulation von Worst-Case-Ausführungszeiten ..... 86**  
 Peer Adelt, Bastian Koppelman, Wolfgang Müller, Christoph Scheytt (Paderborn University / Heinz Nixdorf Institute)

## Talk Session: RISC-V and Agility

- 13 Constrained Random Verification for RISC-V: Overview, Evaluation and Discussion ..... 87**  
 Sallar Ahmadi-Pour<sup>1</sup>, Vladimir Herdt<sup>1,2</sup>, Rolf Drechsler<sup>1,2</sup> (<sup>1</sup>University of Bremen, <sup>2</sup>DFKI Bremen)
- 14 Register and Instruction Coverage Analysis for Different RISC-V ISA Modules ..... 95**  
 (Peer Adelt, Bastian Koppelman, Wolfgang Müller, Christoph Scheytt (Paderborn University / Heinz Nixdorf Institute))
- 15 APPEL – AGILA ProPerty and Dependency Description Language ..... 103**  
 Christoph Grimm<sup>1</sup>, Frank Wawrzik<sup>1</sup>, Alexander Louis-Ferdinand Jung<sup>2</sup>, Konstantin Lübeck<sup>2</sup>, Sebastian Post<sup>1</sup>, Johannes Koch<sup>1</sup>, Oliver Bringmann<sup>2</sup>  
 (<sup>1</sup>TU Kaiserslautern, <sup>2</sup>Eberhard Karls-Universität Tübingen)

## Talk Session: Generators, Compilers, Simulators

- 16 Extending Verilator to Enable Fault Simulation ..... 114**  
 Endri Kaja<sup>1,2</sup>, Nicolas Ojeda Leon<sup>1,4</sup>, Michael Werner<sup>1,3</sup>, Bogdan Andrei-Tabacaru<sup>1</sup>, Keerthikumara Devarajegowda<sup>1,2</sup>, Wolfgang Ecker<sup>1,3</sup> (<sup>1</sup>Infineon Technologies AG, <sup>2</sup>TU Kaiserslautern, <sup>3</sup>TU München, <sup>4</sup>Darmstadt University of Applied Sciences)
- 17 Approximate Computing Extensions for the Clash HDL Compiler ..... 120**  
 Oliver Keszocze, Michael Kießling (Friedrich-Alexander University Erlangen-Nuremberg)
- 18 On Self-Verifying DSL Generation for Embedded Systems Automation ..... 124**  
 Zhao Han<sup>1,2</sup>, Shahzaib Qazi<sup>2</sup>, Michael Werner<sup>1,2</sup>, Keerthikumara Devarajegowda<sup>1,3</sup>, Wolfgang Ecker<sup>1,2</sup>  
 (<sup>1</sup>Infineon Technologies, <sup>2</sup>Technical University Munich, <sup>3</sup>TU Kaiserslautern)
- 19 Operation Level Synthesis ..... 131**  
 Lucas Deutschmann, Johannes Schauß, Tobias Ludwig, Dominik Stoffel, Wolfgang Kunz  
 (TU Kaiserslautern)

## SW Demos on Open Source Verification Tools

- 20 GenMul: Generating Architecturally Complex Multipliers to Challenge Formal Verification Tools ..... 135**  
 Alireza Mahzoon<sup>1</sup>, Daniel Große<sup>2,3</sup>, Rolf Drechsler<sup>1,3</sup>  
 (<sup>1</sup>University of Bremen, <sup>2</sup>Johannes Kepler University Linz, <sup>3</sup>DFKI Bremen)
- 21 CHIPS: A Property Specification and Verification Framework for RISC-V based System-on-Chip (SoC) designs ..... 136**  
 Anton Paule (FZI Forschungszentrum Informatik)