

Inhaltsverzeichnis

Session 1: Virtual Prototyping and Simulation

Heterogeneous Virtual Prototypes for Smart Sensor Development: Requirements and Impact	1
Alexandra Küster ¹ , Rainer Dorsch ¹ and Christian Haubelt ²	
¹ <i>Bosch Sensortec GmbH</i>	
² <i>University of Rostock</i>	
Leveraging Virtual Prototypes and Metamorphic Testing for Verification of Embedded Graphics Libraries	5
Christoph Hazott, Florian Stögmüller and Daniel Große	
<i>Johannes Kepler University Linz, Austria</i>	
Analyzing Local RISC-V Interrupt Latencies with Virtual Prototyping	7
Robert Hauser, Lukas Steffen, Florian Grützmacher and Christian Haubelt	
<i>University of Rostock</i>	
Enabling Power-based Side-Channel Attack Simulation using Virtual Prototyping	15
Christian Appold ¹ , Yong Hu ² , Ernesto Villegas Castillo ² , Hans-Martin Bluethgen ² and Tim Leinmüller ¹	
¹ <i>DENSO AUTOMOTIVE Deutschland GmbH, Eching</i>	
² <i>Cadence Design Systems GmbH, Feldkirchen</i>	

Session 2: Neural Networks and AI Hardware

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators	19
Mika Markus Müller, Alexander Richard Manfred Borst, Konstantin Lübeck, Alexander Louis-Ferdinand Jung and Oliver Bringmann	
<i>University of Tübingen</i>	
A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator	31
Oliver Bause, Paul Palomero Bernardo and Oliver Bringmann	
<i>University of Tübingen</i>	
Compiler-based Processor Network Generation for Neural Networks on FPGAs	41
Patrick Plagwitz, Frank Hannig, Jürgen Teich and Oliver Keszocze	
<i>Friedrich-Alexander-Universität Erlangen-Nürnberg</i>	
Estimating the Execution Time of CNN Inference on GPUs	53
Stefan Groth ¹ , Moritz Schmid ² , Jürgen Teich ¹ and Frank Hannig ¹	
¹ <i>Friedrich-Alexander-Universität Erlangen-Nürnberg</i>	
² <i>Siemens Healthineers, Forchheim</i>	

Session 3: Architecture and System Modeling

- Modeling for Synthesis of Deadlock-Free and Fault-Tolerant Networks-on-Chip 63**
 Shuang Liu and Martin Radetzki
University of Stuttgart
- A Rate-Parametric Dataflow Language for a Manual Controllable CGRA Compilation Flow.... 67**
 Felix Böseler and Jörg Walter
OFFIS e.V., Oldenburg
- Implementation of Different Communication Structures for a Rocket Chip Based RISC-V
 Grid Cells of Processing Cells 79**
 Lars Luchterhandt¹, Tom Nelliuss¹, Robert Beck¹, Rainer Doemer², Pascal Kneuper¹,
 Wolfgang Mueller¹ and Babak Sadiye¹
¹*Paderborn University/Heinz Nixdorf Institute, Paderborn*
²*University of California, Irvine, USA*
- A Universal Specification Methodology for Quality Ensured, Highly Automated Generation
 of Design Models..... 90**
 Robert Kunzelmann^{1,2}, Emil Baerens¹, Daniel Gerl^{1,2}, Mayuri Bhadra^{1,2}, Niklas Schwarz¹ and
 Wolfgang Ecker^{1,2}
¹*Infineon Technologies AG, Neubiberg*
²*Technical University of Munich*
- A Concise, Architecture-Focused ASIP Modeling Approach for Instruction Set Simulators 99**
 Karsten Emrich, Daniel Müller-Gritschneider and Ulf Schlichtmann
Technical University of Munich
- Towards Robustness Evaluation of Models for Cyber-Physical Systems..... 106**
 Maximilian Schmidt, Swantje Plambeck and Görschwin Fey
Hamburg University of Technology, Hamburg

Session 4: Software Analysis

- A Comparative Analysis of ARM and RISC-V ISAs for Deeply Embedded Systems 110**
 Natalie Simson, Ares Tahiraga and Wolfgang Ecker
Infineon Technologies AG, Munich
- Towards ML-based Performance Estimation of Embedded Software: A RISC-V Case Study .. 120**
 Weiyang Zhang¹, Muhammad Hassan^{1,2} and Rolf Drechsler^{1,2}
¹*DFKI GmbH, Bremen*
²*University of Bremen*
- Towards tight Best- and Worst-Case Bounds with Heaviside Real-Time Analysis 124**
 Iwan Feras Fattohi¹, Victor Pollex², Christian Prehofer³ and Frank Slomka¹
¹*University of Ulm*
²*INCHRON AG, Erlangen*
³*DENSO AUTOMOTIVE Deutschland GmbH, Eching*

Session 5: Formal Verification and Security

Incremental Proofs for Bounded Model Checking	133
Katalin Fazekas ² , Florian Pollitt ¹ , Mathias Fleury ¹ and Armin Biere ¹	
¹ University of Freiburg	
² TU Wien, Austria	
Everything you Always Wanted to Know About Generalization of Proof Obligations in Bit-Level PDR (extended abstract)	144
Tobias Seufert ¹ , Felix Winterer ¹ , Christoph Scholl ¹ , Karsten Scheibler ² , Tobias Paxian ¹ and Bernd Becker ¹	
¹ University of Freiburg	
² BTC Embedded Systems AG, Oldenburg	
Ternary Simulation as Abstract Interpretation (Work in Progress)	148
Nils Froleyks ¹ , Emily Yu ² and Armin Biere ³	
¹ Johannes Kepler University Linz, Austria	
² Institute of Science and Technology, Austria	
³ University of Freiburg	
Formal Verification of Security Properties on RISC-V Processors	152
Czea Sie Chuah, Christian Appold and Tim Leinmüller	
DENSO AUTOMOTIVE Deutschland GmbH, Eching	
Secure-by-Construction Design Methodology for CPUs: Implementing Secure Speculation on the RTL	156
Tobias Jauch ¹ , Alex Wezel ¹ , Mohammad R. Fadiheh ² , Philipp Schmitz ¹ , Sayak Ray ³ , Jason M. Fung ³ , Christopher W. Fletcher ⁴ , Dominik Stoffel ¹ and Wolfgang Kunz ¹	
¹ RPTU Kaiserslautern-Landau	
² Stanford University, USA	
³ Intel Corporation, USA	
⁴ University of California, Berkeley, USA	
Towards Completeness: Security Coverage for System Level IFT	160
Ece Nur Demirhan Coskun ¹ , Sallar Ahmadi-Pour ² , Muhammad Hassan ^{1,2} and Rolf Drechsler ^{1,2}	
¹ DFKI GmbH, Bremen	
² University of Bremen	

Session 6: Modeling and Verification

From Imperative Sequential Structured Text Models to Synchronous Quartz and Sequentially Constructive Models.....	164
Marcel Christian Werner and Klaus Schneider	
RPTU Kaiserslautern-Landau	
Towards a Methodology for Evaluating the Execution Semantics of IEC 61499 Runtime Environments	175
Christian Pfefferkorn ^{1,2} , Sven Mehlhop ² , Andreas Rauh ² and Jörg Walter ¹	
¹ OFFIS e.V., Oldenburg	
² Carl von Ossietzky Universität Oldenburg	

PLCreX - Open-Source Project for Simplification, Transformation, Analysis, and Validation of Programmable Logic Controllers..... 182
Marcel Christian Werner and Klaus Schneider
RPTU Kaiserslautern-Landau

Session 7: Software Modeling and Code Generation

Contract Machines: An Engineer-friendly Specification Language for Mode-Based Systems.... 186
Joshua Bachmeier¹, Alexander Weigl¹ and Bernhard Beckert²
¹*FZI Research Center for Information Technology, Karlsruhe*
²*Karlsruhe Institute of Technology, Karlsruhe*

A Model-Driven Architecture Approach to Efficient and Adaptable Software Code Generation..... 196
Mayuri Bhadra^{1,2}, Daniel Albert¹, Ungsang Yun¹, Robert Kunzelmann^{1,2}, Daniela Sanchez Lopera^{1,2}
and Wolfgang Ecker^{1,2}
¹*Infineon Technologies AG, Neubiberg*
²*Technical University of Munich*

Extending Clang/LLVM with Custom Instruction using TableGen – An experience Report 204
Jan Schlamelcher, Thomas Goodfellow, Bewoayia Kebianyor and Kim Grüttner
DLR, Institute of Systems Engineering for Future Mobility, Oldenburg

Memory Footprint Reduction for Dataflow Process Networks using Virtual Channels 214
Florian Krebs and Klaus Schneider
RPTU Kaiserslautern-Landau