Design Methodology of a Voltage Multiplier for Full Passive Long Range UHF RFID
Conference: RFID SysTech 2007 - 3rd European Workshop on RFID Systems and Technologies
06/12/2007 - 06/13/2007 at Duisburg, Germany
Proceedings: RFID SysTech 2007
Pages: 4Language: englishTyp: PDFPersonal VDE Members are entitled to a 10% discount on this title
Vaz, Alexander; Ubarretxena, Aritz; Pardo, Daniel; Sancho, Iñaki; Berenguer, Roc (NN)
The main challenge in a full passive long range RFID tag is operating at high reading distances. The current work shows the main constraints that a RFID system presents. Two of these constraints depend on the Voltage Multiplier. So its critical design makes the Voltage Multiplier methodology presented in this paper very attractive in order to obtain the maximum communication range.