Design optimization methodology for voltage reference

Conference: ANALOG '08 - Entwicklung von Analogschaltungen mit CAE-Methoden - Schwerpunkt: Constraint-basierte Entwurfsmethoden - 10. GMM/ITG-Fachtagung
04/02/2008 - 04/04/2008 at Siegen, Germany

Proceedings: ANALOG '08

Pages: 4Language: englishTyp: PDF

Personal VDE Members are entitled to a 10% discount on this title

Lamine, Hafiane Mohamed; Zohir, Dibi (Laboratoire d’Electronique Avancée, Département d’Electronique, Université de Batna, Algeria)
Boris, Joesaar; Manck, Otto (Institut für Technische Informatik und Mikroelektronik, Technische Universität Berlin, Germany)

We present in this paper a method for optimizing the design of CMOS bandgap voltage reference. The purpose of this work is to provide an optimal devices sizing, to reach the bandgap reference desired performances. This is achieved by using a simple mathematic calculations, basic layout design rules and simulation analyses. The proposed method is applied to design a voltage reference using CMOS 0.35uM process, featuring low temperature coefficient over the range of 105 °C, low noise, good power supply rejection in the range: 2.9 to 3.6 V, and keep an acceptable variation of the nominal value for a different process corners.