Signal Competition Based Synthesis of Asynchronous High- Speed Digital Circuits

Conference: ISTET 2009 - VXV International Symposium on Theoretical Engineering
06/22/2009 - 06/24/2009 at Lübeck, Germany

Proceedings: ISTET 2009

Pages: 4Language: englishTyp: PDF

Personal VDE Members are entitled to a 10% discount on this title

Petrakieva, Simona; Mladenov, Valeri (Technical University of Sofia, Bulgaria)

In this paper, we present a method for synthesis of asynchronous high-speed digital circuits. The synthesis problem consists of determining the delay of all asynchronous gates of the circuit, such that to avoid the signal competition. The method is based on determining all possible pairs of paths between every pair of gates in the circuit. Then the conditions for eliminating the signal competitions are transformed into a linear programming problem. The solution of this problem gives the desired delays of the asynchronous gates.