Multiplexer Based Design for Ternary Logic Circuits

Conference: PRIME 2012 - 8th Conference on Ph.D. Research in Microelectronics & Electronics
06/12/2012 - 06/15/2012 at Aachen, Germany

Proceedings: PRIME 2012

Pages: 4Language: englishTyp: PDF

Personal VDE Members are entitled to a 10% discount on this title

Vudadha, Chetan; Sreehari, V.; Srinivas, M. B. (Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, 50078, India)

Ternary logic is a promising alternative to conventional binary logic, since it is possible to achieve simplicity and energy efficiency due to the reduced circuit overhead. In this paper a methodology for the design of ternary logic circuits based on Carbon Nanotube Field Effect Transistors (CNFETs) is presented. The proposed methodology is multiplexer based design. First a design of ternary multiplexer is presented. Then the proposed methodology for design of ternary logic circuits is presented. The proposed design methodology is used to implement 1-bit comparator and half adder circuits using SPICE. The proposed implementations are compared with the existing designs for parameters like delay, power etc. Simulation results indicate that the proposed multiplexer based 1-bit half adder design results in 27% delay reduction and 23% power delay product reduction when compared to the existing design. Keywords - CNFET; Ternary logic; Ternary Multiplexer