Extending Microprocessor Trace Hardware for Fault Injection
Conference: ZuE 2015 - 8. GMM/ITG/GI-Fachtagung Zuverlässigkeit und Entwurf – Reliability by Design
09/21/2015 - 09/23/2015 at Siegen, Deutschland
Proceedings: ZuE 2015
Pages: 8Language: englishTyp: PDF
Personal VDE Members are entitled to a 10% discount on this title
Authors:
Gunia, Marco; Zabel, Martin; Spallek, Rainer G. (Professorship for VLSI Design, Diagnostic and Architecture, Technische Universität Dresden, 01062 Dresden, Germany)
Abstract:
This paper proposes a novel concept for fault injection based on the trace interface, which is originally intended for software debugging. Initially, an introduction to fault injection is presented. Following the illustration of the underlying infrastructure, requirements for the integration of fault injection are developed leading to the selection of instrumentation-based techniques. On this basis, this document details the implementation of a technique on register transfer level, supporting five fault models. Controllability and observability of faults are specified.