Thermal Impedance Identification of a SiC JFET Module

Conference: CIPS 2016 - 9th International Conference on Integrated Power Electronics Systems
03/08/2016 - 03/10/2016 at Nürnberg, Deutschland

Proceedings: CIPS 2016

Pages: 6Language: englishTyp: PDF

Personal VDE Members are entitled to a 10% discount on this title

Authors:
Merkert, Arvid; Weber, Simon; Mertens, Axel (for Drive Systems and Power Electronics (IAL), Leibniz Universität Hannover, Germany)

Abstract:
This paper proposes a method to estimate the junction temperature of a SiC JFET by evaluation of the voltage drop of the internal gate source diode. This information is used to identify the thermal impedance. First, the voltage drop of the diode is characterised with the SiC JFET heated by a heating plate. Secondly, the thermal path from junction to fluid is modelled and analysed. The device is heated by on-state power dissipation, and the cooling down process is evaluated to calculate the thermal impedance. In this context, the influence of fluid temperature, power loss and flow rate is appraised. Finally, a gate drive circuit with associated simulations is presented which is capable of measuring the temperature-dependent forward and breakdown voltage of the gate source diode during switching operation.