Review of Parasitic Minimization Techniques for High Frequency Power Conversion

Conference: CIPS 2018 - 10th International Conference on Integrated Power Electronics Systems
03/20/2018 - 03/22/2018 at Stuttgart, Deutschland

Proceedings: ETG-Fb. 156: CIPS 2018

Pages: 6Language: englishTyp: PDF

Personal VDE Members are entitled to a 10% discount on this title

Authors:
Reusch, David; Lidow, Alex (Efficient Power Conversion (EPC), El Segundo, California, USA)

Abstract:
With significant advancements in traditional power semiconductor technologies and more recently the introduction of wide bandgap GaN power devices, power semiconductors switching capability has increased considerably in recent years. To fully utilize the ever-increasing performance offered by improved power semiconductors, packaging and printed circuit board layout techniques have been developed to minimize parasitic impact on semiconductor performance. This paper will provide a review of the advancements in power semiconductor packaging and printed circuit board layout techniques and conclude with potential parasitic minimization approaches of the future.