Comparison and Optimization of the Minimum Supply Voltage of Schmitt Trigger Gates versus CMOS Gates under Process Variations

Conference: ANALOG 2018 - 16. GMM/ITG-Fachtagung
09/13/2018 - 09/14/2018 at München/Neubiberg, Deutschland

Proceedings: GMM-Fb. 91: ANALOG 2018

Pages: 6Language: englishTyp: PDF

Personal VDE Members are entitled to a 10% discount on this title

Bleitner, Alexander; Goeppert, Jacob; Keller, Matthias (Fritz Huettinger Chair of Microelectronics, IMTEK, University of Freiburg, Germany)
Lotze, Niklas (SICK AG, Waldkirch, Germany)
Manoli, Yiannos (Fritz Huettinger Chair of Microelectronics, IMTEK, University of Freiburg, Germany & & Institute of Micromachining and Information Technology, Hahn-Schickard, Villingen-Schwenningen, Germany)

This paper presents an in-depth discussion of the limitations of operating digital CMOS circuits at minimum supply voltages. Subsequently, Schmitt Trigger based CMOS circuits and their design methodology are discussed which allow the use of minimum supply voltages lower than standard CMOS circuits. Measurements performed on a benchmark circuit implemented in two different process technologies verify the proposed design methodology.