Considerations on the Design Methodology for an Integrated Gate Driver
Conference: ANALOG 2018 - 16. GMM/ITG-Fachtagung
09/13/2018 - 09/14/2018 at München/Neubiberg, Deutschland
Proceedings: GMM-Fb. 91: ANALOG 2018
Pages: 5Language: englishTyp: PDFPersonal VDE Members are entitled to a 10% discount on this title
Fiebig, Norbert; Fischer, Gunter; Ostrovskyy, Pylyp (IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany)
Kissinger, Dietmar (IHP, Im Technologiepark 25, 15236 Frankfurt (Oder), Germany & Technische Universität Berlin, Einsteinufer 17, 10587 Berlin, Germany)
Design considerations for a high-voltage output driver in a 0.13 µm 3.3 V BiCMOS technology are presented. The use of a stacked devices topology allows the driver to operate at three times the nominal supply voltage. Hot carrier degradation is reduced by operating within the voltage limits forced by the design rules. A design with only fully isolated transistors realizes negative supply domains which deliver a swing of -7.5 V with a peak current of 2.8 A at the switched output stage. Experiences during the different design phases are provided. Hints for using soft- and hardware, for the measurement and for the macro modelling are indicated.