Influence of Sampling Jitter on Discrete Time Receiver

Conference: PIMRC 2005 - 16th Annual IEEE International Symposium on Personal Indoor and Mobile Radio Communications
09/11/2005 - 09/14/2005 at Berlin, Germany

Proceedings: PIMRC 2005

Pages: 5Language: englishTyp: PDF

Personal VDE Members are entitled to a 10% discount on this title

Inamori, Mamiko; Bostamam, Anas M.; Sanada, Yukitoshi (Dept. of Electronics and Electrical Engineering, Keio University 3-14-1 Hiyoshi, Kohoku, Yokohama 223-8522, Japan)

In Software Defined Radio (SDR), implementation of RF front-end and Analog-to-Digital Converter (ADC) is an important issue. One type of new schemes proposed for SDR is Discrete Time Receiver (DTR), which processes analog signal directly. In the DTR architecture, the received signal is sampled at radio frequency (RF) and channel selection and demodulation are carried out in the digital domain. This architecture achieves reduction of off-chip components and enables one-chip receiver. However, in this architecture, the sampling jitter generated from phase noise of phase locked loop (PLL) may deteriorate the performance. In this paper, the phase noise of the PLL is modeled and the influence of the phase noise to the DTR is analyzed. Moreover, the performance of the DTR is evaluated in terms of modulation schemes and signal bandwidth.