An Automated Flow for 3D Chip Stack Estimation
Conference: edaWorkshop 10 - Workshop 2010 - Electronic Design Automation (EDA)
05/04/2010 - 05/05/2010 at Hannover, Germany
Proceedings: edaWorkshop 10
Pages: 5Language: englishTyp: PDF
Personal VDE Members are entitled to a 10% discount on this title
Authors:
Schuster, Thomas; Kranich, Tim; Hanke, Matthias; Berekovic, Mladen (Institute of Computer and Network Engineering, TU Braunschweig, Germany)
Abstract:
We present a flow for 3D chip stack estimation based on 2D digital implementation tools. It comprises logic synthesis, netlist partitioning, TSV insertion, budgeting, place & route and cost analysis. TSVs are modeled as pairs of corresponding standard cells. The flow has been applied to a 16x SIMD vector-unit, which was partitioned in four tiers. A speed-up of 1:09 could be achieved against the 2D implementation. The total silicon area remained constant, while the footprint of the chip was reduced by a factor of four.