Parasitics in Power Electronic Modules: How parasitic inductance influences switching and how it can be minimized
Conference: PCIM Europe 2015 - International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management
05/19/2015 - 05/20/2015 at Nürnberg, Deutschland
Proceedings: PCIM Europe 2015
Pages: 8Language: englishTyp: PDF
Personal VDE Members are entitled to a 10% discount on this title
Authors:
Meisser, Michael; Schmenger, Max; Blank, Thomas (Institute for Data Processing and Electronics, Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany)
Abstract:
This paper covers a theoretical approach on understanding the impact of parasitic inductances in power modules. Simulations provide a fundamental insight into the influence of parasitic inductances on the maximum switching speed, i.e. the minimum voltage rise time. Based on this, strategies for parasitic inductance minimization are outlined. The concept of multilayer copper thick-film substrates is illustrated by a sample design.