I/O Subsystem Interference and Possible Mitigation or Avoidance
Conference: ARCS 2016 - 29th International Conference on Architecture of Computing Systems
04/04/2016 - 04/07/2016 at Nürnberg, Deutschland
Proceedings: ARCS 2016
Pages: 4Language: englishTyp: PDF
Personal VDE Members are entitled to a 10% discount on this title
Authors:
Seifert, Georg (Research Center: Competence Field Aviation, Technische Hochschule Ingolstadt, 85049 Ingolstadt, Germany)
Abstract:
To be able to use Commercial off-the-shelf (COTS) equipment like System-on-a-Chip (SoC) in hard real-time environments the exact structure of the internal system has to be known. One of the main problems is the Worst Case Execution Time (WCET) calculation considering the I/O subsystem. The subsystem induces interferences caused by the transfer from and to the interfaces which compete with the application processors. In this paper the interferences caused by the I/O system are shown and ways to avoid and mitigate these are discussed.