Toward the design of mixed high-speed and low-power NML circuits
Conference: CNNA 2016 - 15th International Workshop on Cellular Nanoscale Networks and their Applications
08/23/2016 - 08/25/2016 at Dresden, Deutschland
Proceedings: CNNA 2016
Pages: 2Language: englishTyp: PDF
Personal VDE Members are entitled to a 10% discount on this title
Authors:
Cairo, F.; Gnoli, L.; Vacca, M.; Turvani, G.; Zamboni, M. (Dept. of Electronics and Telecommunications, Politecnico di Torino, Italy)
Graziano, M. (Dept. of Electronics and Telecommunications, Politecnico di Torino, Italy & London Centre for Nanotechnology, UCL, UK)
Abstract:
In the emerging technologies scenario NanoMagnet Logic (NML), given its magnetic nature, provides a truly innovative way of computing. Its main limit is however the low operating frequency. In this paper we present our ongoing work toward the development of high speed and low power NML circuits