Design single chip mixed criticality motion systems with ZYNQ Ultrascale+ SoC SIL3 HFT=1
Conference: PCIM Europe 2019 - International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management
05/07/2019 - 05/09/2019 at Nürnberg, Deutschland
Proceedings: PCIM Europe 2019
Pages: 8Language: englishTyp: PDF
Personal VDE Members are entitled to a 10% discount on this title
Authors:
Corradi, Giulio (Xilinx GmbH, Germany)
Abstract:
High performances mixed criticality in a common platform are required for motion products. SoC with multi-cores, many cores, real-time cores and programmable logic enable design of mixed criticality motion systems. Xilinx ZYNQ Ultrascale+ single chip is qualified according to IEC61508 Annex E SIL3 and HFT = 1 fulfilling new criticality requirements of motion systems. The paper details the architectures, single chip certification, many-core, multi-core, programmable logic, hypervisors for worst case execution time (WCET), diagnostic mechanisms, and security approaches on a single chip for certified motion systems in accordance with ISO13849, IEC 62061, and EN 61800-5-2.