A Predictive Model to Investigate the Effects of Gate Driver on dV/dt in Series Connected SiC MOSFETs

Conference: PCIM Europe 2019 - International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management
05/07/2019 - 05/09/2019 at Nürnberg, Deutschland

Proceedings: PCIM Europe 2019

Pages: 8Language: englishTyp: PDF

Personal VDE Members are entitled to a 10% discount on this title

Authors:
Lefranc, Pierre; Alves, Luciano F. S.; Jeannin, Pierre-Olivier; Sarrazin, Benoit; Nguyen, Van-Sang; Crebier, Jean-Christophe (Univ. Grenoble Alpes, CNRS, Grenoble INP – Institute of Engineering Univ. Grenoble Alpes, G2Elab, France)

Abstract:
Due to the increase of the switching speed of power devices, the impact of the gate driver parasitic capacitances has a influence on the dynamic behaviour in the switching cell. Here, the study is focused on the dynamic behaviour for series-connected SiC-MOSFET devices: a predictive model that considers the parasitic capacitances is developed and compared to simulation results. Then, experimental results validate the proposed modelling.