Run-time Performance Monitoring of Heterogenous Hw/Sw Platforms Using PAPI
Conference: FSP Workshop 2019 - Sixth International Workshop on FPGAs for Software Programmers
09/12/2019 at Barcelona, Spain
Proceedings: Sixth International Workshop on FPGAs for Software Programmers (FSP 2019)
Pages: 10Language: englishTyp: PDF
Personal VDE Members are entitled to a 10% discount on this title
Authors:
Fanni, Tiziana; Sau, Carlo; Raffo, Luigi (Department of Electric and Electronic Engineering, Università degli Studi di Cagliari, Italy)
Madronal, Daniel; Juarez, Eduardo; Sanz, Cesar (Research Center on Software Technologies and Multimedia Systems, Univesidad Politécnica de Madrid, Spain)
Rubattu, Claudio (Department of Chemistry and Pharmacy, Università degli Studi di Sassari, Italy & University of Rennes, INSA Rennes, IETR UMR CNRS 6164, France)
Palumbo, Francesca (Department of Chemistry and Pharmacy, Università degli Studi di Sassari, Italy)
Pelcat, Maxime (University of Rennes, INSA Rennes, IETR UMR CNRS 6164, France)
Abstract:
In the era of Cyber Physical Systems, designers need to offer support for run-time adaptivity considering different constraints, including the internal status of the system. This work presents a run-time monitoring approach, based on the Performance Application Programming Interface, that offers a unified interface to transparently access both the standard Performance Monitoring Counters (PMCs) in the CPUs and the custom ones integrated into hardware accelerators. Automatic tools offer to Sw programmers the support to design and implement Coarse-Grain Virtual Reconfigurable Circuits, instrumented with custom PMCs. This approach has been validated on a heterogeneous application for image/video processing with an overhead of 6% of the execution time.