Analytical Chip Area Optimization of SiC Half-Bridge MMC-Submodules Covering all Operating Points
Conference: PCIM Conference 2025 - International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management
05/06/2025 - 05/08/2025 at Nürnberg, Germany
doi:10.30420/566541381
Proceedings: PCIM Conference 2025
Pages: Language: englishTyp: PDF
Personal VDE Members are entitled to a 10% discount on this title
Authors:
Rauh, Michael; Bakran, Mark-M.
Abstract:
With a steady growth in long distance onshore power transfer, HVDC transmission, in which modular multilevel converters (MMC) play an important role, is a suitable solution. The losses of the two switches of a half bridge MMC-submodule are not distributed equally, which allows an asymmetric chip area distribution between the two switches of the half bridge. This publication presents an analytical approach for a chip area optimization of a SiC-MOSFET based half bridge MMC-submodule covering the whole operating range. The analytical approach is based on a mathematical average loss model and does not require any knowledge of the semiconductor specific staic and dynamic characteristics as well as thermal boundary conditions.