Impact of Gate Resistor Configuration when Paralleling Discrete WBG Devices
Conference: PCIM Conference 2025 - International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management
05/06/2025 - 05/08/2025 at Nürnberg, Germany
doi:10.30420/566541408
Proceedings: PCIM Conference 2025
Pages: Language: englishTyp: PDF
Personal VDE Members are entitled to a 10% discount on this title
Authors:
Zhang, Yifu; Eni, Emanuel; Shashank, Karanth
Abstract:
To satisfy the increasing current requirements in power electronic applications, paralleling SiC MOSFETs is becoming more and more prevalent. However, driving paralleled devices is more complex than driving a single device, as there might be additional issues like oscillations and switching-loss imbalance. In this work, the switching behaviors of paralleled discrete devices are experimentally evaluated with different gate resistor configurations. The measurement results show how different gate resistor configurations influence the switching-loss imbalance as well as the oscillations during the switching transient.