Signal Competition Based Synthesis of Asynchronous High- Speed Digital Circuits

Konferenz: ISTET 2009 - VXV International Symposium on Theoretical Engineering
22.06.2009 - 24.06.2009 in Lübeck, Germany

Tagungsband: ISTET 2009

Seiten: 4Sprache: EnglischTyp: PDF

Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt

Petrakieva, Simona; Mladenov, Valeri (Technical University of Sofia, Bulgaria)

In this paper, we present a method for synthesis of asynchronous high-speed digital circuits. The synthesis problem consists of determining the delay of all asynchronous gates of the circuit, such that to avoid the signal competition. The method is based on determining all possible pairs of paths between every pair of gates in the circuit. Then the conditions for eliminating the signal competitions are transformed into a linear programming problem. The solution of this problem gives the desired delays of the asynchronous gates.