High Sensitive Clock Recovery for a 160Gbit/s OTDM Signal by Optoelectronic Phase-Locked Loop Technique
Konferenz: ECOC 2009 - 35th European Conference on Optical Communication
20.09.2009 - 24.09.2009 in Vienna, Austria
Tagungsband: ECOC 2009
Seiten: 2Sprache: EnglischTyp: PDF
Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt
Autoren:
Takasaka, Shigehiro; Mimura, Yu; Yagi, Takeshi (FITEL Photonics Laboratory, The Furukawa Electric Co., Ltd., 6, Yawata-kaigandori, Ichihara, Chiba, Japan)
Inhalt:
We demonstrate high sensitive clock recovery for a 160Gbit/s OTDM signal realized by an optoelectronic phase-locked loop with new configuration. The recovered 10GHz clock has timing jitter of 101fs for -9.7dBm signal input.