Kumar Yadav, Manoj; Casu, Mario R.; Zamboni, Maurizio (Politecnico di Torino, Department of Electronics and Telecommunications, Italy)
Network-on-Chip (NoC) is the high-performance and scalable alternative to the old-fashioned bus, but yet a costly one as far as power consumption is concerned. Dynamic Voltage and Frequency Scaling (DVFS) is a very effective technique for reducing power consumption. In its typical, bulky incarnation with voltage regulators and PLLs or DLLs for frequency synthesis, though, it does not fit very well the need for individual regulation at the level of NoC’s single switch. We propose a simple DVFS mechanism for a NoC switch. It uses just two voltages, high and low, for voltage scaling. For effective frequency scaling a periodic scheduler equipped with a simple counter and a clock-gating logic is used. A feedback control loop chooses the appropriate frequency and voltage pair based on the status of switch’s input FIFOs. We report results of simulation and synthesis on a 45nm CMOS technology.