Verification Planning and Requirement Tracking for Analogue Design

Konferenz: ANALOG 2014 – Analogschaltungen im Systemkontext - Beiträge der 14. GMM/ITG-Fachtagung
17.09.2014 - 19.09.2014 in Hannover, Deutschland

Tagungsband: ANALOG 2014 – Analogschaltungen im Systemkontext

Seiten: 7Sprache: EnglischTyp: PDF

Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt

Autoren:
Clemens, Guido; Pandey, Atul; Sida, Marius (Mentor Graphics Deutschland GmbH, Arnulfstr 201, Munich, 80634, Germany)

Inhalt:
Verification Planning and Requirement Tracking brings a process based and result oriented approach to functional verification environment. These methods enable project team to define verification objectives and provide a framework to measure and track the progress of design and verification process toward an agreed and comprehensive goal. Adding Requirement Tracking to this framework links design specification and verification and enables change impact analysis. Verification planning is based on Coverage Driven Verification (CDV) and has been in use for digital design verification [1], adopting it for analogue design can bridge the gap between verification styles of analogue and digital world. CDV has been enhanced by adding Requirement Tracking in this work to enable complete visibility of design status measured against design specification. In this paper an approach to implement Verification Planning and Tracking for Analogue Design is described. The implementation is based upon Unified Coverage Interoperability Standard (UCIS) as coverage data model. The proposed method is demonstrated for design and verification of an Operational Amplifier to be used in a LDO circuit.