Fault Injection and Mixed-Level Simulation for Analog Circuits - A Case Study

Konferenz: ANALOG 2016 - 15. ITG/GMM-Fachtagung
12.09.2016 - 14.09.2016 in Bremen, Germany

Tagungsband: ITG-Fb. 266: Analog 2016

Seiten: 6Sprache: EnglischTyp: PDF

Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt

Autoren:
Abughannam, Saed; Wu, Liang; Mueller, Wolfgang; Scheytt, Christoph (Heinz Nixdorf Institute, Paderborn, Germany)
Ecker, Wolfgang; Novello, Cristiano (Infineon Technologies AG, Munich, Germany)

Inhalt:
The design of safety critical systems requires an efficient methodology for an effective fault effect simulation for analog and digital circuits where analog fault injection and fault effect simulation is currently a field of active research and commercial tools are not available yet. This article begins by discussing fault injection strategies for analog circuits applied on a case study with two topologies of a Voltage Controlled Oscillator (VCO). In the second part it performs on the basis of the example of a Wireless Sensor Network (WSN) node, how far different mixed level implementations with Verilog-A and SPICE can affect the simulation time and points out which component consumes the major part of the simulation time.