2D TCAD Simulations of Single Event Transients in 250 nm Bulk CMOS Technology

Konferenz: Zuverlässigkeit und Entwurf - 9. ITG/GMM/GI-Fachtagung
18.09.2017 - 20.09.2017 in Cottbus, Deutschland

Tagungsband: Zuverlässigkeit und Entwurf

Seiten: 7Sprache: EnglischTyp: PDF

Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt

Autoren:
Andjelkovic, Marko; Jagdhold, Ulrich; Krstic, Milos; Kraemer, Rolf (IHP, Im Technologiepark 25, Frankfurt (Oder), Germany)

Inhalt:
In this paper, the single event transient (SET) effects in an inverter designed in 250 nm bulk CMOS technology have been investigated with the 2D TCAD simulations using Synopsys Sentaurus tool. The dependence of the SET voltage pulse at the output of inverter on the particle’s LET, strike location, angle of incidence, supply voltage and temperature was analysed. Such analysis is essential for understanding the physical aspects of particle-induced charge deposition and collection processes, and thus also for the development of accurate circuit-level SET characterization methods. Results have shown that the investigated factors have significant influence on the SET response and hence their mutual contribution should be carefully considered during the SET robustness evaluation. Obtained results could be useful for improving the models for the circuit-level SET characterization.