Comparison and Optimization of the Minimum Supply Voltage of Schmitt Trigger Gates versus CMOS Gates under Process Variations

Konferenz: ANALOG 2018 - 16. GMM/ITG-Fachtagung
13.09.2018 - 14.09.2018 in München/Neubiberg, Deutschland

Tagungsband: GMM-Fb. 91: ANALOG 2018

Seiten: 6Sprache: EnglischTyp: PDF

Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt

Autoren:
Bleitner, Alexander; Goeppert, Jacob; Keller, Matthias (Fritz Huettinger Chair of Microelectronics, IMTEK, University of Freiburg, Germany)
Lotze, Niklas (SICK AG, Waldkirch, Germany)
Manoli, Yiannos (Fritz Huettinger Chair of Microelectronics, IMTEK, University of Freiburg, Germany & & Institute of Micromachining and Information Technology, Hahn-Schickard, Villingen-Schwenningen, Germany)

Inhalt:
This paper presents an in-depth discussion of the limitations of operating digital CMOS circuits at minimum supply voltages. Subsequently, Schmitt Trigger based CMOS circuits and their design methodology are discussed which allow the use of minimum supply voltages lower than standard CMOS circuits. Measurements performed on a benchmark circuit implemented in two different process technologies verify the proposed design methodology.