A 2GS/s 10-bit Time-Interleaved Capacitive DAC for Self-Interference-Cancellation Application
Konferenz: SMACD / PRIME 2021 - International Conference on SMACD and 16th Conference on PRIME
19.07.2021 - 22.07.2021 in online
Tagungsband: SMACD / PRIME 2021
Seiten: 4Sprache: EnglischTyp: PDF
Abedinkhan Eslami, Mazyar; Manstretta, Danilo; Castello, Rinaldo (Microelectronics Laboratory, University of Pavia, Pavia, Italy)
This article presents a 2-GS/s time-interleaved (TI) 10-bit capacitive digital-to-analog converter (CDAC) for self-interference-cancellation (SIC) application. It is also capable of working as a non-TI & stand-alone CDAC with 1-GS/S clock frequency. By taking advantage low parasitic capacitance and equivalent parasitic capacitance at bottom and top plate of MIM capacitor, the split-capacitor technique is used without significant degradation in the linearity. The special architecture of the designed layout also relieves the local and radial oxide gradient error. The CDAC is designed in 28nm CMOS technology. If the CDAC works in stand-alone mode with 1-GS/s clock frequency, followed by an additional antialiasing filter and the baseband input frequency equals 10.74 MHz, the ENOB, SFDR and THD at the output of the filter is equal to11.3-bit,76 dB and 76dB, respectively.