Towards a Systematic Design of Fault-Tolerant Asynchronous Circuits

Konferenz: Zuverlässigkeit und Entwurf - 1. GMM/GI/ITG-Fachtagung
26.03.2007 - 28.03.2007 in München, Germany

Tagungsband: Zuverlässigkeit und Entwurf

Seiten: 2Sprache: EnglischTyp: PDF

Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt

Schmid, Ulrich; Steininger, Andreas (Technische Universität Wien)
Veith, Helmut (Technische Universität München)

Accommodating billions of transistors on a single die, VLSI technology has reached a scale where principal physical limitations have a strong impact on design principles. Among the particular challenges are maintaining the synchronous clock abstraction in settings where wiring delays dominate over switching delays, and coping with increasing transient failure rates. In an attempt to address some of these challenges, we recently developed a clocking scheme called DARTS1. The cornerstone of this approach is a distributed fault-tolerant Tick Generation (TG) unit that implements an adaptation of a faulttolerant clock synchronization algorithm originally developed in the distributed computing context. Each functional unit on the chip is augmented with a dedicated TG unit here that generates its clock signal. Since all these TG units communicate with each other (by exchanging their clock signals), all non-faulty TG units actually supply mutually synchronized clock signals to their attached functional units.