Overall Circuit Loss Design Method for Integrated Power Converter

Konferenz: CIPS 2006 - 4th International Conference on Integrated Power Systems
07.06.2006 - 09.06.2006 in Naples, Italy

Tagungsband: CIPS 2006

Seiten: 4Sprache: EnglischTyp: PDF

Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt

Takao, Kazuto; Irokawa, Hirofumi; Hayashi, Yusuke; Ohashi, Hiromichi (Power Electronics Research Center, National Institute of Advanced Industrial Science and Technology, Central 2, 1-1-1 Umezono, Tsukuba, Ibaraki 305-8568, Japan)

Overall circuit loss design method for designing integrated power converters employing a MOSFET and a SiC-Schottky Barrier Diode (SiC-SBD) based on a minimum circuit loss estimation model has been proposed. Since the model is generalized with device parameters and circuit parameters including stray inductances and capacitances, exact converter circuit loss under real circuit conditions can be designed. In addition, a concept of a circuit loss design method, which comprises the minimum circuit loss estimation model and a device simulator, for various types of MOSFETs and SBDs is described.