Physical Design with a Critical Area Methodology

Konferenz: edaWorkshop 14 - Tagungsband
13.05.2014 - 14.05.2014 in Hannover, Germany

Tagungsband: edaWorkshop 14

Seiten: 7Sprache: EnglischTyp: PDF

Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt

Colomb, Jean-Pierre (Oasic Design Automation, 3, Chemin du vieux chêne 38240 Meylan, France)
Silvant, Mathias (EdXact SA, Parc Work Center, 8, Route des bois, 38500 Voiron, France)
Gary, Marjorie (CEA-Leti, 17 rue des Martyrs, 38054 Grenoble, France)

Increasing the yield of advanced integrated circuits with a high degree of reliability is a demanding task. The analysis of critical layout areas early in the design flow is a technique that is very promising in order to find and rework the so-called hot spots. In this paper, we describe practical implementations of a layout analysis flow that allows finding hot spots. Two versions are presented: a first one only relies on the geometry, while a second one takes into account the electrical information after LVS. The flows have been evaluated on industrial grade circuits using a wide range of process and show promising results.