Model Checker-Based Delay Fault Testing of Sequential Circuits

Konferenz: ARCS 2015 - 28th International Conference on Architecture of Computing Systems
24.03.2015 - 27.03.2015 in Porto, Portugal

Tagungsband: ARCS 2015

Seiten: 7Sprache: EnglischTyp: PDF

Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt

Takan, Savas; Guler, Berkin; Ayav, Tolga (Dept. of Computer Engineering, Izmir Institute of Technology, Urla, Izmir, Turkey)

This paper applies model checker-based testing, a well-known method from software engineering, to the delay fault testing of synchronous sequential logic circuits. We first model the circuit as timed automata to reveal its timing characteristics. The model is repeatedly mutated by injecting the delay faults under a certain fault assumption and all the mutant models are checked against the given properties by exploiting a model checker. Counterexamples returned from the model checker form the basis of test input sequences. Finally, the test suite minimization is defined as an integer programming problem.