Better Line Current by LED Lamps less 25 Watt Equipped With a Six Diode Valley Fill Topology

Konferenz: PCIM Europe 2015 - International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management
19.05.2015 - 20.05.2015 in Nürnberg, Deutschland

Tagungsband: PCIM Europe 2015

Seiten: 6Sprache: EnglischTyp: PDF

Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt

Autoren:
Jaschke, R.; Hoffmann, K. F. (Helmut Schmidt University / University of the Federal Armed Forces Hamburg, Faculty of Electrical Engineering, Power Electronics, Holstenhofweg 85, 22043 Hamburg, Germany)

Inhalt:
LED-lamps are replacing compact fluorescent lamps because of longer life time, mercury problems and energy saving. Most LEDs less 25 Watt at AC line voltage work with constant intermediate DC bus voltage and bad line current. Some LEDs seen in the market use Passive Valley Fill configuration [1] with three diodes and two capacitors charged of half peak line voltage (arcsin0.5 = 30deg). The current shape permits from 30deg to 150deg between half voltages over a conduction angle Θ = 120deg. Here we show a Passive Valley Fill topology with six diodes and three capacitors charged of one-third peak line voltage (arcsin0.33 ˜ 19.5deg). The current shape permits from 19.5deg to 160.5deg between one-third voltages over a conduction angle Θ ˜ 141deg. If we had a square current shape for Θ ˜134deg occurs the maximum power factor λ = 0.96. The presented measurement results verify this theory.