Design Rules for Paralleling of Silicon Carbide Power MOSFETs

Konferenz: PCIM Europe 2017 - International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management
16.05.2017 - 18.05.2017 in Nürnberg, Deutschland

Tagungsband: PCIM Europe 2017

Seiten: 6Sprache: EnglischTyp: PDF

Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt

Autoren:
La Mantia, Salvatore; Abbatelli, Luigi; Brusca, Carlo; Melito, Maurizio; Nania, Massimo (STMicroelectronics, Catania, Italy)

Inhalt:
Increasing the capability of a power switch by using several individual MOSFETs connected in parallel is a common practice with silicon semiconductor devices. This paper deals with the results of an investigation of the issues linked to paralleling the Silicon Carbide (SiC) MOSFETs. Based on the experimental validation of paralleled discrete devices the investigation focuses on the main electrical parameters affecting the performance of the paralleled switch. Moreover the influence of circuit mismatch on paralleling SiC MOSFETs is investigated as well as the impact of the “Kelvin source” connection that is tailored to mitigate the effects of not fully symmetric layout. A dedicated test vehicle has been developed to include all these aspects in the evaluation and carry out the tests on a switch element rated up to 300 A.