Reverse Engineering the Timing Parameters of the I/O-System in Microcontrollers

Konferenz: ARCS Workshop 2018 - 31th International Conference on Architecture of Computing Systems
09.04.2018 - 12.04.2018 in Braunschweig, Germany

Tagungsband: ARCS 2018

Seiten: 8Sprache: EnglischTyp: PDF

Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt

Autoren:
Seifert, Georg; Hiergeist, Sebastian (Technische Hochschule Ingolstadt, Ingolstadt, Germany)

Inhalt:
In safety-critical real time systems, one of the challenges is to determine the upper bound of the execution time of the application. Currently, static Worst Case Execution Time (WCET) analyses are used for this purpose, which need exact knowledge of the processors. Due to the increasing number of peripherals and corresponding traffic within a Microcontroller Unit (MCU), CPU-focused analysis will no longer be sufficient in the future. As a result, the knowledge must be extended to the entire MCU. As manufacturers do not provide this information due to know-how protection, it must be obtained through detailed analyses. This article presents an analysis method based on microbenchmarks that provides the relevant timing and architectural information and shows how to prepare this knowledge for a subsequential WCET analysis.