Effect of Variable Lateral Doping (VLD) on Avalanche Ruggedness Capability of SiC Power MOSFETs
Konferenz: PCIM Conference 2025 - International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management
06.05.2025 - 08.05.2025 in Nürnberg, Germany
doi:10.30420/566541261
Tagungsband: PCIM Conference 2025
Seiten: Sprache: EnglischTyp: PDF
Persönliche VDE-Mitglieder erhalten auf diesen Artikel 10% Rabatt
Autoren:
Srivastava, Pallavi; Salvo, Luciano; Cascino, Salvatore; Pulvirenti, Mario; Zanetti, Edoardo; Nania, Massimo
Inhalt:
This paper investigates the effect of integrating Variable Lateral Doping (VLD) edge termination technology on the avalanche ruggedness capability of Silicon Carbide (SiC) Power MOSFETs. The standard Unclamped Inductive Switching (UIS) test circuit is used to determine the avalanche ruggedness by emulating the catastrophic events that can occur during an abrupt turn-off of a MOSFET with an inductive load. TCAD models of SiC MOSFETs, both with and without VLD, are simulated with SILVACO suite to understand the impact of VLD on device performance. The simulation results are subsequently verified experimentally on 1200V SiC Power MOSFETs in a HiP247-4 package.